Stratix FPGA Device Security Feature Application Notes

Increased the usability of an application note about a design security feature embedded into an FPGA device, which decrypted a configuration bit-stream by restructuring and rewriting the contents that further clarified its usage. This security feature used the AES encryption algorithm to protect any on-board intellectual property (IP) designs.